(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) Publication number: 0 309 292 A2

(12) EUROPEAN PATENT APPLICATION

(21) Application number: 88308899.9

(22) Date of filing: 26.09.88

(51) Int. Cl.4: G 06 F 15/60

(30) Priority: 25.09.87 JP 241288/87
22.01.88 JP 12941/88
15.03.88 JP 61082/88

(43) Date of publication of application:
29.03.89 Bulletin 89/13

(84) Designated Contracting States: DE FR GB

(71) Applicant: Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma
Kadoma-shi Osaka-fu, 571 (JP)

(72) Inventor: Nishiyama, Tamotsu
21-ban 1-104 Kazuha-misaki
Hirakata Osaka (JP)

Matsumoto, Noriko
Otani 48-ban 3-go Iseda-cho
Uji Kyoto (JP)

Ueda, Masahiko
3-ban 14-go, Taisho 3-chome
Kashiwara Osaka (JP)

Matsunaka, Masahiko
26-ban 3-go, C-1801 Tsukuda 1-chome
Nishiyodogawa-ku Osaka Osaka 555 (JP)

(74) Representative: Crawford, Andrew Birkby et al
A.A. THORNTON & CO. Northumberland House 303-306
High Holborn
London WC1V 7LE (GB)

(54) Circuit transformation system, circuit transformation method, inverted logic generation method, and logic design system.

(57) Circuit transformation method and circuit transformation system capable of processing high-quality circuit transformation at higher speed, by incorporating circuit transformation knowledge in a form of simple rule by using at least one of the rule structure making, logic inversion rule and equivalent logic rule into the ruse base system for processing circuit transformation. Plug a logic design system adding transformation processing of function description into function block connection information and transformation processing of function block connection information into circuit connection information.

FIG. 1



EP 0 309 292 A2

Description

Circuit transformation system, circuit transformation method, inverted logic generation method, and logic design system

Background of the Invention

This invention relates to automatic transformation of logic circuit, and more particularly to a circuit transformation method or logic design system suited to optimally transformating function description or logic circuit equivalently logically into a circuit for a specific technology.

A conventional circuit automatic transformation system is a method for detecting a portion coinciding with a predefined input pattern from a circuit before transformation, and replacing directly with a corresponding output pattern according to the condition such as the fan-out number of the output terminal (mentioned, for example, in the Collected Papers of the 30th National Convention of Information Processing Society of Japan, pp. 1923-1926, 1985), and in a system using knowledge base (that is, rule base), the rule description system of describing the preliminary condition for starting up the rule in the condition part of the rule, and describing the operation (that is, the action) on the circuit when that rule is started up in the conclusion part is widely employed. An apparatus of this sort is disclosed, for example, in the Japanese Laid-open Patent No. 59-168545.

In this conventional example, however, considerations are not given to the simplification of circuit transformation rule, efficiency of transformation rule making, its ease, and efficiency of circuit transormation processing, and the following problems, among others, existed.

(1) It is necessary to make many transformation rules differing only in part, such as the condition part and conclusion part of transformation rule.

(2) Different from the transformation rule possessed by the designer, it is necessary to describe, in an unnatural form, how to change the circuit, being conscious of the deduction mechanism, when describing the conclusion part of the rule.

(3) In order to realize an advanced transformation from a comprehensive viewpoint conducted by a skilled designer, the description quantity per rule is enormous, and the number of rules is tremendous, which is actually difficult to realize.

(4) From the viewpoint of transformation processing efficiency, there are many transformation rules similar in the condition part, the inference efficiency is very poor, and a lengthy processing time is needed for transformation.

(5) When divising and describing transformation rule in plural rules, wasteful accesses addition of intermediate data to the description part for working (working memory), retrieval and deletion increase, and the efficiency of inference processing is extremely poor.

Summary of the Invention

It is hence a primary object of this invention to present a circuit transformation method, circuit transformation system, and logic design system capable of taking in the circuit transformation knowledge possessed by the designer easily in a simple form of transformation rule, and realizing circuit transformation easily as proficiently as a skilled designer.

This object is achieved, in a circuit transformation system using knowledge or rule, by providing the inference drive part with rule selection information transmission means for transmitting the information for selecting a subordinate transformation rule required for circuit transformation when a transformation rule is applied, and rule selection means for selecting a desired transformation rule by receiving this transmission information, and further comprising rule transformation means for replacing whole or part of the condition part of conclusion part of the transformation rule by using the transformation rule, deletion element pickup means for automatically picking up the element to be deleted on the basis of the transformation rule, element deletion means for deleting the picked-up element, and means for automatically adding and registering the element appearing in the conclusion part of the transformation rule.

The above object may be also achieved, in a circuit transformation system using knowledge or rule, by installing a logic inversted knowledge memory unit, and providing the inference drive part with element registration means having the means for judging the signal for expressing the logic inversion in the connection signal of element, and inverted signal generating means for generating or depicting an inverted signal by making use of the logic inversion relation expressed in the logic inversion rule stored in this logic inverted knowledge memory unit.

Or the same object may be also achieved, in a circuit transformation method and logic design system using knowledge or rule, by installing equivalent logic knowledge memory means, and by performing, in a step of applying the rule by storing the logically equivalent circuit relation, that is, the equivalent logic rule, by this memory means, a processing for recognizing a circuit logically equivalent to the circuit of the rule premise part by using this equivalent logic rule, and a processing of generating a circuit logically equivalent to the circuit in the rule termination part by using the same equivalent logic rule.

While the novel features of the invention are set forth in the appended claims, the invention, both as to organization and content, will be better understood and appreciated, along with other objects and features thereof, from the following detailed description taken in conjuction with the drawings.

Brief Description of Drawings

Fig. 1 is a block diagram showing a basic structure in a first embodiment of this invention;
Fig. 2 is a conceptual drawing of hierarchical structure making of rule;
Fig. 3 is a explanatory drawing showing an example of transformation rule;
Fig. 4 is an explanatory drawing showing an example of circuit expression;
Fig. 5 is a flow chart showing an example of circuit transformation processing in the inference drive part of the embodiment;
Fig. 6 is a flow chart showing an example of collation processing of rule condition part;
Fig. 7 is a flow chart showing an example of application processing of rule conclusion part;
Fig. 8 is an explanatory drawing showing a description example of transformation rule;
Fig. 9 is an explanatory drawing showing a description example of expanding rule;
Fig. 10 is a block diagram showing a basic structure in a second embodiment of this invention;
Fig. 11 is an explanatroy drawing showing an example of circuit expression;
Fig. 12 is a flow chart showing an example of circuit transformation processing in the inference drive part of the embodiment;
Fig. 13 is a flow chart showing an example of registration processing into the memory unit for element working;
Fig. 14 is a flow chart showing an example of logic inverted signal generation processing;
Fig. 15 is an explanatory chart showing a description example of tranformation rule;
Fig. 16 is an explanatory drawing showing a description example of logic inversion rule;
Fig. 17 is an explanatory drawing showing a description example of transformation rule suing logic inverted signal;
Fig. 19 is a block diagram showing a basic structure in a third embodiment of this invention;
Fig. 19 is a circuit diagram showing a circuit equivalent to two input ANDs;
Fig. 20 is an explanatory drawing showing an example of transformation rule;
Fig. 21 is an explanatory drawing showing an example of circuit expression;
Fig. 22 is an explanatory drawing showing an example of equivalent logic rule;
Fig. 23 is a partial circuit diagram as an example of a transformation object circuit;
Fig. 24 is an explanatory drawing showing a transformation rule logically equivalent to the transformation rule in Fig. 20;
Fig. 25 is an explanatory drawing showing a tranformation rule for transformation into AND circuit; and

Detailed Description of the Invention

Some of the embodiments of this invention are described below while referring to the accompanying drawings.

First embodiment

Referring now to the drawings, a first embodiment of this invention is described below.

Fig. 1 is a block diagram showing a basic structure of the first embodiment of this invention, in which numeral 1 denotes a transformation knowledge memory part, 2 is an input part, 3 is a working part, 4 is an output part, 5 is a inference drive part (interpreter), and 6 is a program execution part for storing the program and executing it as required. The interpreter 5 is composed of general rule selection means 21, applicable rule holding means 22, rule replacing means 23, applicable condition collating means 24, element retrieval means 25, deletion element storing means 26, element deletion means 27, rule application means 28, element registration means 29, rule selection information transmitting means 30, and detailed rule selection means 31.

Each part is explained in details below.

The transformation knowledge memory part 1 stores transformation rules of plural kinds, such as general rule 10, and detailed rules 11, 12, etc. For example, the general rule 10 is a main rule, or a transformation rule as shown in Fig. 3(a). The detailed rule 11 is a subordinate rule, or a transformation rule as shown in Fig. 3(b). The subordinate rule may become a main rule of other subordinate rule. The detailed rule 12 is a developing rule, such as a rule for developing a gate having plural bit widths in every bit as shown in Fig. 3(c).

Fig. 3 shows an example of IF-THEN type rule for transformating an abstract logic circuit not depending on technology into a logically equivalent circuit composed of standard cells of CMOS type transistors. The main rule (a) in Fig. 3 expresses a general rule meaning, "If other NOR gate is connected to the output of a certain NOR gate of which fan-out is 1, an AND-NOR compound gate making rule is applied." The subordinate rule (b) in Fig. 3 is an AND-NOR compound gate making rule, and it is a detailed rule meaning, "If two input NORs and three input NORs are connected to two input NORs respectively, they are transformed into standard cell antd and inverters connected to each input." However, the inverter connected to each input is expressed in

macro simplified in the logic inversion having bit widths of 2 bits and 3 bits. The expanding rule (c) in Fig. 3 is to expand the simple expression "to transform the logic inversion macro having a bit width of plural bits into inverter of each bit" into a real expression. In this embodiment, meanwhile, only two types of detailed rules 11, 12 are shown for the sake of simplicity, but it is also possible to use by classifying into multiple types of detailed rules.

The input part 2 enters the date expressing the circuit before transformation into the working memory part 3.

The working memory part 3 stores the data expressing the circuit before transformation, circuit in the midst of transformation and circuit after transformation. An example of data expressing the circuit stored in the working memory part 3 is shown in Fig. 4. Fig. 4 shows data for expressing a circuit by the input-output relation among elements, centered on elements. Fig. 4(a) is an example of data expressing the circuit of Fig. 4(b). The data is composed of, basically, identity name 41 for identifying individual elements, plural attribute codes 42, and their attribute values 43. In the example in Fig. 4(a), the pair of attribute code 42 and attribute value 43 is expressed by "::" and each pair is divided by ";". The identity name 41 is distinguished from other data by ":::". Attribute codes 42 include "a-kind-of" for expressing the type of element, "input" for expressing the input signal name, "output" for expressing the output signal name, and "fanout" for expressing fan-out. This is an example of data of the working memory part 3, and as the data in the working memory part 3, data expressing the circuit by paying attention to signal (that is, net) may be used, instead of the data expressing by paying attention to element as in this example.

The output part 4 takes out the data expressing the circuit after transformation from the working memory part 3.

The program execution part 6 stores the execution forms of various programs (or load modules) coded with programming signals Prolog, Lisp, C, etc., and executes these programs by the command from the interpreter 5 (particularly from the application condition collating means 24 and rule application means 28). These programs may include judgement of condition in the condition part, various calculations, procedures in the conclusion part.

The operation function of each means in the interpreter 5 is explained together with the procedure of processing.

Fig. 5 is a flow chart showing an example of outline of circuit transformation processing in the interpreter 5.

A processing step 51 is the part for selecting the transformation rules sequentially from the highest priority, in consideration of cancellation of competition of transformation rules, which is processed by the general rule selection means 21 or detailed rule selection means 31 in Fig. 1. The priority order of transformation rules may be determined either beforehand for each rule, or by certain evaluation function (index) or the like.

A processing step 52 is to replace the portion matching with the condition part of the detailed rule 12 by its conclusion part (expansion processing of the rule condition part), within the condition part of the transformation rule selected by the previous step 51, by the rule replacing means 23 shown in Fig. 1. Types of this extension processing include the expansion of each bit of the macro having bid width, and expand into relization of a simplified expression.

A processing step 53 is to collate each term of the condition part of the transformation rule which is the output of the processing step 52 with the data in the working memory part 3 in Fig. 1 by means of the application condition collating means 24 (details are mentioned later).

A step 54 is to judge whether the condition part of rule is established or not by the collation processing in the processing step 53. When the judgement of this step is established, a step 55 is executed, and if not established, a step 58 is executed.

A processing step 55 is to delete the elements stored in the deletion element storage means 26 from the data in the working memory part 3 sequentially, by the element deletion means 27 in Fig. 1.

A processing step 56 is to replace the portion matching with the condition part of the detailed rule 12 with the conclusion part of its detailed rule (expansion processing of the rule conclusion part), within the conclusion part of the applicable transformation rule, by the rule replacing means 23 shown in Fig. 1.

A processing step 57 is to update the data in the working memory part 3, add elements, or start up the subordiante rule, by the rule application means 28 in Fig. 1 (details of processing are mentioned later).

After this processing step 57, the operation returns to the processing step 53, and the same transformation rule is collated with the data in the working memory part 3.

A step 58 is to judge whether the transformation rule to be applied next to the presently selected transformation rule is present in the transformation knowledge memory part 1 or not. If present, the operation returns to the processing step 51, and the next transformation rule is selected. If not present, the transformation processing is terminated.

Fig. 6 is a flow chart showing an example of collation processing of the rule condition part in the step 53.

A step 60 is to specify the term to be processed in the condition part of transformation rule as the first term. That is, term number L of the processing term is No. 1.

A step 61 is to judge whether the term in processing, that is, the L-th term expresses an element or not. If the L-th term is to express an element, a step 62 is processed, and otherwise a step 66 is executed.

A step 62 is to check if the element corresponding to this L-th term is present in the working memory part 3 or not, by using the element retrieval means 25 in Fig. 1.

A step 63 is to judge whether the corresponding element was present in the foregoing step 62 or not. If present (established), a step 64 is processed, and if not present, the processing is terminated because the

condition is not established.

A step 64 is to judge whether the element of which existence has been confirmed in step 62 should be deleted or not when applying this conversion rule (that is, after the rule condition is established). If the element is to be deleted, a step 65 is processed, and if not to be deleted, a step 68 is processed.

A step 65 is to store the element judged in step 64 into the deletion element storage means 26 shown in Fig. 1. However, nothing is stored in the deletion element storage means 26 in its initial state.

A step 66 is to execute various processings such as condition judgement represented by the L-th term, by command to the program execution part 6.

A step 67 is to judge whether the processing executed in the step 66 is established or not. If established, a step 68 is processed, and if not established, the processing is over because the condition is not established. Meanwhile, if the processing executed in step 67 does not require judgement, it is always regarded to be established.

A step 68 is to judge whether the L-th term is the final term or not. If the final term, processing is over as the condition is established, and if not final, 1 is added to L in step 69, and the processing after step 61 is executed repeatedly on the next term in the rule condition part.

Fig. 7 is a flow chart showing an example of application processing 67 of the rule conclusion part.

A step 70 is to specify the term to be processed in the conclusion part of transformation rule as the first term. That is, the M-th processing term is No. 1.

A step 71 is to judge whether the term in processing, that is, the M-th term represents an element, does the start of subordinate rule, or does other processing. If representing an element, a step 73 is processed, if start of subordinate rule, a step 73 is processed, and if other processing, a step 74 is processed.

A step 72 is to add and register the element judged in the foregoing step 71 to the data in the working memory part 3 by the element registration means 29 shown in Fig. 1.

A step 73 is to transmit the information relating to the subordinate rule judged in the step 71 to the detailed rule selection means 31 by the rule information transmission means 30, and executes the processing shown in the flow chart in Fig. 5 recursively, and apply the subordinate rule.

Meanwhile, when recursively executing the processing shown in the flow chart in Fig. 5, the rule selection processing 51 is particularly processed by the detailed rule selection means.

A step 74 is to execute the various processing judged in the step 71, by commanding to the program execution part 6.

A step 75 is to judge whether the M-th term is the final term of the rule conclusion part. If the final term, the processing is terminated, and if not final, 1 is added to M in step 76, and the processing after step 71 is repeatedly executed on the next term of the rule conclusion part.

This is the processing of the circuit transformation processing in the first embodiment of this invention. Besides, in the block diagram in Fig. 1, it is also possible to process the expansion processing 52 of the rule condition part, and expansion processing 56 of the rule conclusion part properly in the midst of processing of collation processing 53 of the rule condition part, and the application processing 57 of the rule conclusion part, respectively.

The processing shown in the flow chart in Fig. 5 can be easily realized by a high-grade programming language Prolog. Prolog is explained, for example, in Programming in Prolog by W. F. Clocksim, and C. S. Mellish (Springer-Verlag, 1981). The realization by Prolog is described below.

Fig. 8 shows description examples of the transformation rules shown in Fig. 3.

That is, Fig. 8(a) is a description example of main rule in Fig. 3(a), and Fig. 8(b) is a description example of subordinate rule in Fig. 3(b). Here, the general rule 10 is expressed by "= = >" and the detailed rule 11 by "|= >". In Fig. 8(a), "length (L, M)" is an incorporated predicate of Prolog meaning that the length of list L is M, and "M= <N" means similarly that M is smaller than N. The symbol "|" at the right side of the rule shows the application of subordinate rule. The symbol "#" at the right side of the rule in Fig. 8(b) means that the expanding rule is applied to a term having the "#" mark, and that the rule should be replaced.

When such rule as shown in Fig. 8 is stored in the transformation knowledge memory part 1, a series of processings of steps 53, 54, 55, 57 in the flow chart shown in Fig. 5 can be easily realized as follows by Prolog.

```
inference(LHS, RHS):-
  unify_left(LHS, L, []),        ..............  (1)
  remove_gates(L),
  call(RHS).
```

That is, the first argument of "inference(LHS, RHS)" is the condition part (that is, the left side) of the selected rule, and the second argument RHS is the conclusion part (or the right side) of the rule. Furthermore, "unity__left(LHS, L, [])" realizes the step 53, "remove__gates(L)" does the step 55, and "call(RHS)" does the step 57. The judgement in the step 54 depends on whether the "unity__left" predicate is successful (true) or unsuccessful (fail). The predicate "remove__gates(L)" realizes the element deletion means 27 to be done in

the processing of step 55, and its argument L is a list of element to be deleted, realizing the deletion element storage means 26.

The processing of step 53 in Fig. 6 is the predicate "unify_left(P, L1, L2)", and it can be realized as followed by Prolog.

```
unify_left((P1, P2), L1, L3):-!,
          unify_left(P1, L1, L2),
          unify_left(P2, L2, L3).
unify_left((Gate name:::Slots), [(Gate_name::
:Slots)|L], L):-!,
          unify_gate(Gate, Slots).
unify_left(?P, L, L):-!,
          unify_left(P, _, []).
unify_left((not P), L, L):-!,
          not(unify_left(P, _, [])).
unify_left(P, L, L):-
          P.
```

In the above Prolog clauses, the first clause means that the rule condition part is recursively processed by each term, and the second clause, if the term of the rule condition part in the first argument expresses an element, retrieves to see if there is a corresponding element in the working memory (working memory part 3), and if a corresponding element is found, that element is stored in the list of the third argument (step 65). Meanwhile, "unify_gates(Gate, Slots)" is a predicate realizing the element detection means 25 for processing of step 62. The third clause judges the element not to be deleted by "?" (step 64), and no element is stored on the list of the second argument. The fourth clause is a portion for processing the negative expression in the term of the rule condition part, which is not explained in Fig. 6, for the sake of simplicity. The fifth clause is to process the step 66. At this time, since the various processing programs are also realized by Prolog, the program execution part 6 is the processing system of Prolog (that is, the deduction mechanism of Prolog) itself. Besides, because of the cut operator "!" in the third clause, if the searched element is not found in the working memory (that is, the predicate "unify_gate" fails), the entire "unify_left" predicate fails.

The processing of step 57 shown in FIG. 7 is deduced by the processing system of Prolog by the predicate "call(RHS)". The judgement of step 71, and steps 72 and 73 can be easily realized as follows.

```
(Gate_name:::Slots):-
          add_gate(Gate_name, Slots,),!.
@P:-!, subrule_inference(@=>, P,), !.
```

Of these clauses, the first clause processes the step 72 if the term of the conclusion part of the rule expresses an element. The predicate "add_gate(Gate_name, Slots)" realizes the element registration means 29. The second clause processes the step 73 if the term of the conclusion part of the rule expresses the application of subordinate rule. The predicate "subrule_inference(|= <, P)" is an example of realizing the rule selection information transmission means 30. In this case, the application processing of subordinate rule may be realized easily by selecting the subordinate rule as shown below, and recursively executing the predicate "inference(Q, RHS)" to that subordinate rule.

```
subrule_inference(Op, P):-
        select_rule(Op, (P, Q), RHS),
        inference(Q, RHS),!.
```

Here, the predicate "select_rule(Op, (P, Q), RHS)" realizes the detailed rule selection means 31. For example, with respect to the rule description shown in Fig. 8, the predicate "select_rule" can be easily described as follows.

```
select_rule(Op, LHS, RHS):-
        Rule=..[Op, LHS, RHS],
        Rule.
```

Meanwhile, in the example of realizing an embodiment by Prolog shown above, the applicable rule holding means 22 is realized by holding the condition part and conclusion part of each rule, respectively by the first argument LHS of the predicate "unify_left(LHS, L, [])" appearing in the clause (1) descriving the above predicate "inference(LHS, RHS), and the argument RHS of the predicate "call(RHS)". The general rule selection means 21 is easily realized, same as the detailed rule selection means 31, by using the unification function of Prolog.

Meanwhile, the processing of step 56 shown in the flow chart in Fig. 5 is easily realized in the following cause by describing the expanding rule as shown in Fig. 9.

```
#P:-!, (P#=>Q),
       call(Q).
```

Likewise, processing of step 52 may be easily realized.

An example of description of expanding rule shown in Fig. 3(a) is indicated in Fig. 9.

Meanwhile, in the example realized by Prolog above, "|", "#", "?", "-", "not", "==>", "|=>", "#=>", ":::" and "::" are supposed to be declared by the operator.

In the above example, the embodiment is realized by using the high-grade programming language Prolog, but it is also possible to realized by using other high-grade programming languages, such as Lisp and C.

According to this embodiment, as shown in Fig. 2, it is possible to collect transformation rules differing only in part of the condition part and conclusion part, and build up these rules into a hierarchical structure comprising main rules composed of their common parts, and subordinate rules describing the differences of the individual rules, and therefore the following effects are brought about.

(1) The transformation rule may be described in a form very close to the image possessed by the designer.

(2) The rule description is simple.

(3) The quantity of description per rule can be reduced because construction of rule in step structure, and simple description of elements having bit width can be realized.

(4) Since the transformation rules can be classified, the design knowledge necessary for circuit transformation may be arranged and stored on the knowledge base.

(5) By the rule structure making, the inference efficiency is notably improved, and the processing speed is about 4 to 7 times as high as compared with the case without structure making.

Second embodiment

A second embodiment of this invention is now described below in reference to the drawings.

Fig. 10 is a block diagram showing a basic structure of the second embodiment of this invention, in which numeral 1 denotes a transformation knowledge memory part, 2 is an input part, 3 is a working memory part, 4 is an output part, 5 is a inference drive part (interpreter), 6 is a program execution part for storing programs and executing as required, and 7 is a logic inversion knowledge memory part for storing the knowledge relating to the logic inversion.

The interpreter 5 is composed of rule selection means 15, applicable rule holding means 22, applicable

condition collating means 24, element retrieval means 25, deletion element storage means 26, element deletion means 27, rule application means 28, element registration means 29, and inverted signal generation means 32.

In this embodiment, a particularly simple rule base system example is shown, but it may be easily analogized by an other generalized rule base system. Furthermore, this invention does not depend on presence or absence of program execution part. Or the transformation knowledge memory part and logic inversion knowledge memory part may be combined to compose a knowledge memory part (knowledge base).

These parts are described in details below.

The transformation knowledge memory part 1 stores the transformation rule 13, for example, as shown in Fig. 20.

Fig. 20 is an example of IF-THEN type rule for transformation a technology-independent abstract logic circuit into a logically equivalent circuit composed of standard cells of CMOS transistors. That is, the rule of Fig. 20 expresses a transformation rule, meaning "If 2 input AND elements and 3 input AND elements of which fan-out is 1 are connected to both inputs of 2 input NOR elements, they are transformed into AND-NOR compound gate and200."

The input part 2, working memory part 3, output part 4, interpreter 5, and program execution part 6 correspond to the parts in the first embodiment.

The logic inversion knowledge memory part 7 stores the logic inversion rule 20 indicating the logic inversion relation Examples of the logic inversion rule 20 may include the rule of logically inverting the output in the circuit of same input, the rule of logically inverting one of the inputs in a circuit of same output of the contrary, and the rule of logically inverting two outputs mutually such as in flip-flop. Fig. 11A relates to a logic inversion rule, particularly a rule of logically inverting the output in two circuits with same input. In the example in Fig. 11, it shows the AND element and NAND element, or OR element and NOR element, having the same inputs corresponding to each other by the symbol "$=\sim$" are mutually in the logically inverted relation in their outputs. Besides, in the logic inversion rule, by transforming the NOR element shown in Fig. 11B into NAND element receiving the logic inversion $\overline{X}$, $\overline{Z}$ of its inputs X, Z as the inputs, the rule for generating logic inversion $\overline{Y}$ of Y may be used, or with respect to the input Y of AND element as shown in Fig. 11C, the rule of generating logic inversion $\overline{Y}$ of Y by the NOR element receiving the logic inversion $\overline{X}$ of another input X as input may be also used.

The operation function of each means in the interpreter 5 is explained below together with the processing procedure.

Fig. 12 is a flow chart showing an example of the outline of circuit transformation processing in the interpreter 5.

A processing step 51 is to select the transformation rules sequentially in the order of priority in consideration of cancellation of competition of rules, which is processed by the rule selection means 14 in Fig. 10. The priority order of transformation rules may be either specified in advance for each rule, or determined by certain evaluation function (index) or the like.

A processing step 53 is to collate each term of the condition part of the transformation rule which is the output of processing step 52 against the data in the working memory part 3 in Fig. 10, by the application condition collating means 24 (the details of this processing are described in Fig. 6 relating to the first embodiment).

A step 54 is to judge whether the condition part of the rule is established or not by the collation processing of step 53. If the judgement of this step is established, a step 55 is processed, and if not established, a step 58 is executed.

A processing step 55 is to delete the element stored in the deletion element storage means 26 sequentially from the data in the working memory part 3, by the element deletion means 27 in Fig. 10.

A step 57 is to update the data in the working memory part 3, and add elements, by the rule application means 28 in Fig. 10. (The details of this processing are described in Fig. 7, relating to the first embodiment.)

After this processing step 57, the operation returns to the processing step 53, and the same transformation rule is collated against the data in the working memory part 3.

A step 58 is to judge whether the transformation rule to be applied next to the presently selected transformation rule is present in the transformation knowledge memory part 1 or not. If present, the operation returns to the step 51, and the next transformation rule is selected; if not present, the transformation processing is terminated.

Fig. 13 is a flow chart showing the step 72 in Fig. 7 which is a principal part of this invention, and an example of inversion logic generating method which is one of the inventions.

A step 80 is to, when logic inversion signal $\overline{X}_i$ is used in the input signal and output signal of registered element, generate signal Y_i which is a logic inversion of that signal X_i in the data circuit in the working memory part 3. The details of processing are shown in Fig. 14.

A step 100 is to replace all logic inversion signals $\overline{X}_i$ of input signals or output signals of registered element with corresponding signal Y_i, by using the signal Y_i generated in the foregoing step 80 by the element registration means 29 in Fig. 10, and to register the element in the data in the working memory part 3.

Fig. 14 is a flow chart shwoing the details of an example of step 80 in Fig. 13. The steps from 81 to 88 are the processing on the signals entered in the registered element, and the steps from 91 to 98 are the processing on the signals delivered from the registered element. In the example in Fig. 14, after processing on all input

signals, output signals are processed. To the contrary, processing on output signals, or processing without being conscious of the sequence of input signals and output signals may be also considered. The processing is described in details below.

First, each input signal is processed from steps 81 to 87.

The step 81 is to judge whether the input signal is an undetermined signal (a signal without determined name) or not. If undetermined, as a result, the step 82 is processed, and otherwise step 83 is executed.

The step 82 is to assign a signal with a signal name.

The step 83 is to judge whether the input signal is a logic inversion signal (that is, the signal expressing the format of logical negation $\overline{Y}$ of a certain signal Y) or not. If it is a logical negation signal, the step 84 is processed, and otherwise the step 88 is executed.

The step 84 is to judge which one of the logic inversion rules 20 in the logic inversion knowledge memory part 7 is applicable for generating a logic inverted signal. That is, when generating a logic inverted signal $\overline{Y}$ of signal Y, it is judged whether the circuit which is either the left side (the left side of " $=\sim$ " or the right side of the logic inversion rule shown in Fig. 11A (or Fig. 11B) and of which output signal is Y is present in the data circuit in the working memory part 3 (that is, whether matched with pattern) or not. For instance, in the example in Fig. 11A, it is judged whether 2-input AND circuit, 2-input OR circuit or the like having output signal Y is present in the data circuit in the working memory part 3, or not. If present, as a result, the logic inversion rule is applicable, and step 85 is executed, and if not present in any rule, step 87 is executed.

The step 85 is to delete the circuit at the left side or right side (as matched in the previous step) of the logic inversion rule judged to be applicable in the foregoing step 84, from the data in the working memory part 3, and the corresponding right side or left side of the rule is additionally registered in the working memory part 3. For example, in step 84, if the first rule in Fig. 11A can be applied, the AND element of the output signal Y confirmed to be present in the step 84 is deleted from the working memory part 3, and the NAND element of the corresponding same input signal is additionally registered in the working memory part 3. Deletion of element is same as in step 55 in Fig. 12. Registration of element may be also realized by recursively executing step 72 in Fig. 15.

The step 86 is to additionally register the inverter having input signal $\overline{Y}$ and output signal Y in the working memory part 3, in order to keep the signal Y deleted by the processing of the previous step 85. It is, however, not necessary to additionally register the inverter unless an element having this signal Y as input signal is present in the data circuit in the working memory part 3 after the processing of step 85.

In the step 85, meanwhile, when transforming the inverter into a buffer (that is, when the inverter having input signal Y or output signal Y is present in the data circuit), since the output signal or input signal of the inverter is inverted signal $\overline{Y}$, the step 85 is only to pick up the inverted signal $\overline{Y}$, and the step 86 may be omitted. Likewise, if a flip-flop having an output signal Y is present in the data circuit, the step 85 is only to pick up the inverted signal $\overline{Y}$, and the step 86 is omitted.

The step 87 is to generate an inverted signal $\overline{Y}$ by additionally registering the inverter of input signal Y into the data in the working memory part 3, if any logic inversion rule cannot be applied in step 84.

Registration of inverter in steps 86, 87 can be realized by recursively executing the step 72 in Fig. 7.

The step 88 is to judge whether the processing of steps 81 to 87 has been effected on all input signals of the registered element or not. If processed on all input signals, the output signals are processed (steps 91 to 98); otherwise, steps 81 to 87 are executed again on unprocessed input signals.

For output signals, similarly, steps 91 to 87 are executed.

The steps 91, 92, 93 are same as the preceding steps 81, 82, 83, and are not explained herein.

The step 94 is to judge, similarly to step 84, which one of the logic inversion rules 20 in the logic inversion knowledge memory part 7 is applicable for generating logic inverted signals. That is, when generating logic inverted signal of signal Y, it is judged whether the circuit located at either left side or right side of any one of the logic inversion rules and one of which input signals is signal Y is matched with the pattern of the data in the working memory area 3 or not. If matched, as a result, the step 95 is executed; otherwise, the step 96 is executed.

The step 95 is to generate a desired logic inverted signal, by using the logic inversion rule which is judged to be applicable in the step 94, same as in step 84. For example, if the 2-input AND element at the left side of the logic inversion rule in Fig. 11C is matched in pattern, the element is deleted from the working memory part 3, and a NOR element having same output signal and also input signals $\overline{X}$, $\overline{Y}$ is additionally registered in the working memory part 3. Deletion of element is same as in step 55 in Fig. 12. Registration of element is realized by recursively executing step 72 in Fig. 7.

The step 96, similarly to step 87, is to generate an inverted signal $\overline{Y}$ by additionally registering the inverter of output signal Y in the data in the working memory part 3, if any logic inversion rule cannot be applied in step 94.

In step 94, however, if matched in pattern with the inverter having input signal Y, if plural elements receiving signal Y as input are present in the step 95, since the output signal of the inverter is $\overline{Y}$, only the inverted signal $\overline{Y}$ is picked up, and the inverter is not deleted.

The step 97 is to process the steps 94 to 96 repeatedly if the logic inverted signal $\overline{Y}$ has plural element inputs (that is, the fan-out is plural). When processing of steps 94 to 96 is over on all elements receiving the signals to be logically inverted as inputs, the step 98 is executed; otherwise, steps 94 to 96 are executed on the unprocessed portion.

The step 98 is to judge in order to execute steps 91 to 97 repeatedly individually if the registered element has

plural output signals, same as in step 88 above.

Of these steps, the steps 84 to 87 on input signals, and steps 94 to 97 on output signals are effected by the inverted signal generating means in Fig. 10.

In the above examples, generation of logic inverted signal of both input and output signals was taken into consideration, but it is also possible to realize easily in the case of input signal only or output signal only.

Explained so far is the circuit transformation processing in the second embodiment. Meanwhile, the processing in the flow chart in Fig. 5 may be reasily realized by Prolog, exactly in the same manner as in the first embodiment.

An example of realizing logic inversion generating method (by Prolog) is briefly described below.

Fig. 16 is a description example of a logic inversion rule shown in Fig. 11A.

For example, when the logic inversion rule shown in Fig. 16 is stored in the logic inversion knowledge memory part 7, a series of processing in steps 84, 85, 86, 87 shown in the flow chart in Fig. 14 may be easily realized as follows by Prolog.

```
reverse_logic(X, Z):-
    P=(G:::a_kind_of::_;_::X;_),
    Q=(G:::a_kind_of::_;_::Z;_),
    select_rule('=∿', P, Q),
    unify_left(P, [P], []),
    replace_gate(P, Q),!,
reverse_logic(X, Z):-
    create_inverter((input::X;output::Z)).
```

That is, the predicate "reverse_logic(X, Y)" means that the logic inversed signal of signal X of the first argument is signal Z of the second argument. At this time, the step 84 in Fig. 14 is realized by the predicate "select_rule(⊙ = ~⊙, P, Q)" and the predicate "unify_left(P, [P], [])" in the first clause. Meanwhile, the predicate "replace_gate(P, Q)" realizes the steps 85, 86. An example of predicate "replace_gate" is shown below.

```
replace_gate((_:::a_kind_of::inverter;_;_::_),_):-!.
```

```
replace_gate((_:::_;output(Q)::_;output(*Q)::_),_):_!.
replace_gate(P, Q):_
    P=(G:::a_kind_of::kind;_::X;_),
    Q=(_:::_;_::Z;_),
    remove_frame(G),
    call(Q),
    create_inverter((input::Z;output::X)).
```

The first clause corresponds to a case of transforming the inverter into a buffer stated above, while the second clause corresponds to a case where a flip-flop exists. In the second clause, "Q means the terminal for delivering the logic negation signal of the output signal of output terminal Q. In the third clause, the predicate "remove_frame(G)" and the predicate "call(Q)" realize the step 85, and the predicate "create_ inverter (input::Z;output::X)' realizes the step 86.

The second clause in the above predicate "reverse_logic(X, Z)" is the portion for executing the additional

processing (step 87) of the inverter when the inversion rule cannot be applied.

The predicate "create_inverter" is for additionally registering the inverter in the working memory part 3, which is easily realized as follows.

```
create_inverter(Slots):_
    call((_:::a_kind_of::inverter;Slots)).
```

By effectively utilizing the inverted signal generation means realized in Prolog, for example, the description example of Fig. 15 can express the conslusion part of the rule very simply by using the logic inverted signal as shown in Fig. 17. In Fig. 17, the symbol "~" (or "-" means the logic inversion. That is, "~X" means and inverted signal of signal X. Besides, at step 83 and step 93 in Fig. 14, the judgement of whether or not logic inverted signal may be easily realized by judging if "~" is attached to the signal name or not. Meanwhile, in Fig. 17, it may be also considered to described simply "~[X1, X2]" instead of "[~X1, ~X2]".

Furthermore, the judgement of undetermined signal (step 81 and step 91) may be realized by judging if the signal name is a variable or not, by using the incorporated predicate "var(X)" of Prolog. In the determination of signal name in steps 82 and 92, a signal name may be easily generated by the predicate "gensym" which is a basic predicate of Prolog.

In addition, the inverted logic generating method to the output signal (steps 94, 95, 96, 97 in Fig. 14) may be also realized easily as in the case of input signal.

In the above examples realized by Prolog, "-", "not", "==>", ":::" and "::" are supposed to be declared by the operator.

In these examples, the embodiment was realized by using the high-grade programming language Prolog, but it is also possible to realize by other high-grade programming languages such as Lisp and C.

According to this embodiment, since logic inverted signals can be used in the transformation rules, and it is not necessary to be conscious of the generating method of logic inverted signals, the following effects are brought about.

(1) The transformation rule may be described in a form very close to the image possessed by the designer.

(2) The rule description is simple.

(3) The quantity of description per rule can be reduced because construction of rule in step structure, and simple description of elements having bit width can be realized.

(4) Since the transformation rules can be classified, the design knowledge necessary for circuit transfromation may be arranged and stored on the knowledge base.

(5) By automatic generation of logic inverted signal, the inference efficiency is notably enhanced, and the processing speed may be increased.

Third embodiment

A third embodiment of this invention is described below while referring to the accompanying drawings.

Fig. 18 is a block diagram showing a basic structure of the third embodiment of this invention, in which numeral 1 denotes transformation knowledge memory means, 2 is an input part, 3 is a working memory part, 4 is an output part, 5 is a inference drive part (interpreter), 6 is a program execution part for storing programs and executing as required, and 8 is equivalent logic knowledge memory part for storing the knowledge about equivalent logic.

The interpreter 5 is composed of rule selection means 14, applicable rule holding means 22, applicable condition collating means 24, element retrieval means 25, deletion element storage means 26, element deletion means 27, rule application means 28, and element registration means 29.

In this embodiment, an example of particularly simple rule base system is shown, but it may be easily analogized by an other generalized rule base system. This invention, meanwhile, does not depend on the presence or absence of program execution part, and the transformation knowledge memory means and equivalent logic knowledge memory means may be combined to compose knowledge memory means (knowledge base).

These parts are described in details below.

The transformation knowledge memory part 1, input part 2, working memory part 3, output part 4, interpreter 5, and program execution part 6 correspond to the parts in the first and second embodiments above.

The equivalent logic knowledge memory means 8 stores equivalent logic rule 40 showing a logically equivalent relation. Fig. 19 is an example of equivalent logic rule. In the example in Fig. 19, it shows that "AND" and "logic negation of output of NAND", and "AND" and "NOR by logic negation of its input" indicated in corresponding relation by the symbol "=" are in equivalent logic relation, respectively.

The operation function of each means in the interpreter 5 is explained together with the procedure of processing.

Fig. 12 is a flow chart showing an example of outline of circuit transformation processing in the interpreter 5.

A processing step 51 is the part for selecting the transformation rules sequentially from the highest priority, in consideration of cancellation of competition of transformation rules, which is processed by the rule selection means 14 in Fig. 18. The priority order to transformation rules may be determined either beforehand for each rule, or by certain evaluation function (index) or the like.

A processing step 53 is to collate each term of the condition part of the transformation rule which is the output of the processing step 52 with the data in the working memory part 3 in Fig. 18 by means of the application condition collating means 24 (details are mentioned later).

A step 54 is to judge whether the condition part of rule is established or not by the collation processing in the processing step 53. When the judgement of this step is established, a step 55 is executed, and if not established, a step 58 is executed.

A processing step 55 is to delete the elements stored in the deletion element storage means 26 from the data in the working memory part 3 sequentially, by the element deletion means 27 in Fig. 18.

A processing step 57 is to update the data in the working memory part, or add elements, by the rule application means 28 in Fig. 18 (details of processing are mentioned later).

After this processing step 57, the operation returns to the processing step 53, and the same transformation rule is collated with the data in the working memory part 3.

A step 58 is to judge whether the transformation rule to be applied next to the presently selected transformation rule is present in the transformation knowledge memory part 1 or not. If present, the operation returns to the processing step 51, and the next transformation rule is selected. If not present, the transformation processing is terminated.

Fig. 6 is a flow chart showing an example of collation processing of the rule condition part in the step 53.

A step 60 is to sepcify the term to be processed in the condition part of transformation rule as the first term. That is, term number L of the processing term is No. 1.

A step 61 is to judge whether the term in processing, that is, the L-th term expresses an element or not. If the L-th term is to express an element, a step 62 is processed, and otherwise a step 66 is executed.

A step 62 is to check if the element corresponding to this L-th term is present in the working memory part 3 or not, by using the element retrieval means 25 in Fig. 18.

If the element corresponding to the L-th term is not present in the working memory part 3, and if there is an equivalent logic rule relating to the element of the L-th term in the equivalent logic rule 40 stored in the equivalent logic knowledge memory part 8, this rule is used, and it is checked whether any circuit logically equivalent to the L-th element (that is, the circuit composed of a single element or plural elements) is present in the working memory part 3 or not. If present, this circuit is used instead of the L-th element, and the subsequent processing is carried out.

A step 63 is to judge whether the corresponding element (in its substitute circuit) was present in the foregoing step 62 or not. If present (established), a step 64 is processed, and if not present, the processing is terminated because the condition is not established.

A step 64 is to judge whether the element of which existence has been confirmed in step 62 should be deleted or not when applying this transformation rule (that is, after the rule condition is established). If the element is to be deleted, a step 65 is processed, and if not to be deleted, a step 68 is processed.

A step 65 is to store the element judged in step 64 into the deletion element storage means 26 shown in Fig. 18. However, nothing is stored in the deletion element storage means 26 in its initial state.

A step 66 is to execute various processings such as condition judgement represented by the L-th term, by command to the program execution part 6.

A step 67 is to judge whether the processing executed in the step 66 is established or not. If established, a step 68 is processed, and if not established, the processing is over because the condition is not established. Meanwhile, if the processing executed in step 67 does not require judgement, it is always regarded to be established.

A step 68 is to judge whether the L-th term is the final term or not. If the final term, processing is over as the condition is established, and if not final, 1 is added to L in step 69, and the processing after step 61 is executed repeatedly on the next term in the rule condition part.

Fig. 7 is a flow chart showing an example of application processing 67 of the rule conclusion part.

A step 70 is to specify the term to be processed in the conclusion part of transformation rule as the first term. That is, the M-th processing term is No. 1.

A step 71 is to judge whether the term in processing, that is, the M-th term represents an element, does the start of subordinate rule, or does other processing..If representing an element, a step 73 is processed, if start of subordinate rule, a step 73 is processed, and if other processing, a step 74 is processed.

A step 72 is to add and register the element judged in the foregoing step 71 to the data in the working memory part 3 by the element registration means 29 shown in Fig. 18.

If the element to be added and registered is not suitable as the element to compose the circuit after transformation, and if there is an equivalent logic rule relating to that element in the equivalent logic rule 40 stored in the equivalent logic knowledge memory part 8, that rule is used, and instead of the element to be added and registered, a circuit which is equivalent to the element logically and is appropriate (that is, a circuit composed of single element or plural elements) is added and registered to the working memory part 3.

A step 74 is to execute the various processing judged in the step 71, by commanding to the program

execution part 6.

A step 75 is to judge whether the M-th term is the final term of the rule conclusion part. If the final term, the processing is terminated, and if not final, 1 is added to M in step 76, and the processing after step 71 is repeatedly executed on the next term of the rule conclusion part.

This ends the explanation of the circuit transformation processing in the third embodiment. Next, the circuit transformation processing by employing the circuit transformation method of this invention is described below together with practical examples.

Fig. 22 is an example showing part of the circuit stored in the working memory part 3 in the foregoing embodiment. In the circuit in Fig. 22, inverter 101, inverter 102, NOR 103, NAND 104, inverter 105, and NOR 106 can be transformed into AND-NOR compound gate and000.

In the conventional transforming method, this transformation can be realized in two manners.

(1) The first manner is to make a transformation rule as shown in Fig. 23 which is logically equivalent to the rule to be transformed into the AND-NOR compound gate shown in Fig. 20, and apply it to the circuit in Fig. 22.

In this method, as evident by comparing the transformation rule in Fig. 20 with the transformation rule in Fig. 23, the transformation rule is complicated, and it is necessary to make a rule corresponding to each case.

(2) In the second manner, first applying the transformation rules a and b shown in Fig. 24, the inverter 101 and inverter 102 and NOR 103, and NAND 104 and inverter 105 shown in Fig. 22 are respectively transformed into 2-input AND and 3-input AND, and then the transformation rule shown in Fig. 20 is applied.

In this method, the individual transformation rules are simple, as compared with the first manner, but it is necessary to transform three times while once is enough in the first manner, and the number of rules is increased and the access to the working memory part is often required.

The method of this invention can solve the conventional problems. That is, when the transformation rule shown in Fig. 20 is applied to the circuit in Fig. 22, the inverter 101 and inverter 102 and NOR 103 are recognized as 2-input AND by using the equivalent logic rule (b) shown in Fig. 19, and the NAND 104 and inverter 105 are recognized as 3-input AND by using the equivalent logic rule (a) in Fig. 19, thereby transforming circuits and generating a circuit as shown in Fig. 25.

According to this embodiment, by effectively utilizing the simple equivalent logic rules, multiple processings are possibles with a small number of simple rules, and hence the following effects are brough about.

(1) The transformation rule may be described in a form very close to the image possessed by the designer.

(2) The rule description is simple.

(3) The quality of description per rule can be reduced, while the number of transformation rules is decreased.

(4) Since transformation rules can be classified, the design knowledge necessary for circuit transformation can be arranged and stored in the knowledge base.

(5) The inference efficiency is notably increased by the use of equivalent logic rule, so that the processing speed may be increased, too.

Meanwhile, relating to the embodiments of logic designing system employing the circuit transformation method of the first, second or third embodiment described herein, the function description translating means for translating the function description in hardware language into connection information of function block is specifically described in the Japanese Patent Application No. 62-241289, and the circuit transformation means for transforming the connection information of function block into connection information of circuit or logic circuit may be easily realized by the embodiments of this invention.

As explained hereabove by referring to three embodiments, according to this invention, in the circuit transformation or logic design necessary when mounting circuits possessing same function by different technologies (or devices), the transformation knowledge possessed by the designer can be easily taken into the system by describing by a rule in a simple format, and the circuit transformation processing by computer may be carried out at high quality as proficiently as the skilled designer, while the processing speed may be increased by the efficient inference. Furthermore it is also possible to cope with technology changes. Accordingly, the designing manpower and cost are reduced, and the design quality is enhanced.

While specific embodiments of the invention have been illustrated and described herein, it is realized that other modifications and changes will occur to those skilled in the art. It is therefore to be understood that the appended claims are intended to cover all modifications and changes as fall within the true spirit and scope of the invention.

Claims

1. A circuit transformation system comprising a transformation knowledge memory part for storing circuit transformation knowledge, a circuit transformation working memory part, an input part for entering

circuit data into said working memory part, an output part for delivering circuit data from said working memory part, and a inference drive part for infering on the basis of said circuit transformation knowledge, for transforming a circuit composed of elements belonging to a first element set into a logically equivalent circuit composed of only elements belonging to a second set,

wherein said transformation knowledge memory part possesses a program execution part for storing and executing programs for executing various processings including the judgement, operation and various functions used in the condition part or inference part of transformation rules by storing plural types (or kinds) of transformation rules expressed in the condition part and conclusion part, and said deduction drive part comprises applicable rule holding means for holding the transformation rule to be applied from the transformation knowledge memory part, element retrieval means for retrieving elements from the data in the working memory part, application condition collating means for collating the data in the working memory part against the condition part of the application rule held in the application rule holding means by various processings by the element retrieval means or program execution part, deletion element pickup means for picking up and indicating the element to be deleted from the application rule after the condition part of the application rule is established, element deletion means for sequentially deleting the elements picked up by the deletion element pickup means from the data in the working memory part after confirming the establishement of the condition part of the application rule by the application condition collating means, element registration means for additionally registering by picking up elements to be registered to the data in the working memory from the application rule, rule application means for updating the data in the working memory part by executing various processings or elements mentioned in the conclusion part of the application rule, by registering by the element registration means or executing by the program execution part after confirming the establishment of the condition part, and rule selection information transmission means for transmitting the information for selecting the transformation rule to be applied to the rule selection means when executing the conclusion part of the application rule by the rule application means.

2. A circuit transformation system according to claim 1, wherein the inference drive part comprises rule replacing means for selecting a second conversion rule possessing a condition part matching to whole or part of the condition part or conclusion part of a first transformation rule held in the application rule holding means from the transformation knowledge memory part, and replacing the portion of the first transformation rule matching with the condition part of the second transformation rule by the conclusion part of the second transformation rule.

3. A circuit transformation system according to claim 1, wherein deletion element storage means is provided instead of the deletion element pickup means, for picking up the elements to be deleted by the application condition collating means at the time of collation of application condition of the transformation rule, and storing the elements in the inference dirve part.

4. A circuit transformation method comprising a circuit transformation knowledge memory part storing transformation rules of plural kinds expressed by the condition part and conlusion part, a inference drive part for infering on the basis of the transformation rules, and an applicable rule holding step for holding the transformation rule to be applied from the transformation knowledge memory part, wherein said inference drive part comprises a rule replacing step for selecting a second transformation rule having a condition part suited to whole or part of the condition part or conclusion part of a first transformation rule held in the application rule holding means from the transformation knowledge memory part, and replacing the portion matching to the condition part of the second transformation rule out of the first transformation rule with the conclusion part of the second transformation rule.

5. A circuit transformation system comprising a transformation knowledge memory part for storing circuit transformation knowledge, a circuit transformation working memory part, an input part for entering circuit data into said working memory part, an output part for delivering circuit data from the working memory part, and a inference drive part for infering on the basis of the circuit transformation knowledge, for transforming a circuit composed of elements belonging to a first element set into a logically equivalent circuit composed only of elements belonging to a second set, wherein said transformation knowledge memory part possesses a logic inversion knowledge memory part for storing transformation rules expressed by the condition part and conclusion part and storing logic inversion rules expressing the logic inversion relation, and said inference drive part comprises element registration means for adding and registering elements to the working memory part, and inverted signal generating means for generating or picking up inverted signal of specific signal from the data registered in the working memory part by making use of the above logic inversion rules, in which inverted signals of signals showing inverted logic, out of the connection signals to the element when adding and registering the element to the working memory part are obtained from the inverted signal generating means.

6. A circuit transformation system according to claim 5, wherein the element registration means possesses means for judging signals representing logic inversion out of the connection signals of the elements to be registered.

7. A circuit transformation system according to claim 5, wherein the element registration means possesses means for assigning undetermined signals out of connection signals of elements to be registered with new signal names.

8. A circuit transformation method comprising a transformation knowledge memory part for storing

transformation rules expressed by the condition part and conclusion part, and also possessing a rule selection step for selecting these rules, a condition matching step for matching the condition part of rule against the circuit as the target of transformation, and a conclusion part application step for changing the circuit by applying the conclusion part of rule, wherein a logic inversion knowledge memory part for storing the logic inversion rule expressing the logic inversion relation is provided, and said conclusion part application step comprises a step for judging whether the input or output signal of the element is an inverted signal or not when registering an element, a step for judging whether the logic inversion rule is applicable or not, a step for changing the circuit according to the logic inversion rule when judged to be applicable, and picking up the inverted signal, and a step of generating the inverted signal by adding an inverter (that is, an inverted logic generating element) to the circuit when not judged to be applicable.

9. An inverted logic generating method possessing a logic inversion knowledge memory part for stroing logic inversion rules, and comprising a first step for judging whether the logic inversion rule is applicable or not to the circuit in the working memory with respect to a desired signal, a second step for changing the circuit by using the applicable logic inversion rule, and a third step for adding an inverter to the circuit when not judged to be applicable in the first step, wherein a logic inverted signal of said desired signal is picked up or generated.

10. A circuit transformation method for transforming a circuit composed of elements belonging to a first element set into a logically equivalent circuit composed only of elements belonging to a second set, possessing transformation knowledge memory means for storing circuit transformation knowledge and equivalent logic knowledge memory means for stroing equivalent logic rules expressing a logically equivalent relation, wherein the step for storing the transformation rules expressed by the premise part and termination part into transformation knowledge memory means, and changing the circuits by applying said transformation rules contains at least one of the step for recognizing a logically equivalent circuit in the circuit of the premise part of the transformation rule, and the step of generating a logically equivalent circuit in the circuit of the termination part of the transformation rule by using said equivalent logic rule.

11. A logic designing system possessing circuit transformation means for transforming circuits according to the circuit transformation method as claimed in claim 4, 8 or 10, and function description translation means for translating the function description into connection information of function block, in which the function description entered from the input means is transformed into the connection information of function block by function description transformation means, and the connection information of the function block is transformed into connection information of circuit or logic circuit by the circuit transformation means.



FIG. 1

FIG.2


A , B , C1 , D1 → E1 , G
A , B , C2 , D2 → E2 , F2 , G
A , B , C3 → E3 , F3 , G
Hierarchical Structure Making
[Main Rule]
A , B → * , G
[Subordinate Rule]
* , C1 , D1 → E1
* , C2 , D2 → E2 , F2
* , C3 → E3 , F3

FIG. 3 (a)

Main Rule



(NOR is connected to NOR output of which fan out is 1)

(AND-NOR compound gate is used)

FIG. 3 (b)

Subordinate Rule



(When using AND-NOR compound gate, 2-input and 3-input NOR are connected to the inputs of 2-input NOR)

(Inverter connected to inputs of AND-NOR compound gate antdoo)

FIG. 3 (c)

Developing Rule



(Logic inversion of plural signals)

(Inverter is attached to each signal)

FIG. 4 (a)

Example of data expressing circuit of Fig. 4(b)

42 Attribute Code

41 Identity Name

43 Attribute Value

```
gate 01 ::: a-kind-of : : nor  ;   ;
            input     : : [sig1, sig2, sig3] ;
            output    : :  sig4  ;
            fanout    : :  3   .
```

FIG. 4 (b)

Circuit composed of 3-input nor of 3 fan-outs



FIG. 5



FIG. 6



FIG. 7



FIG. 8 (a)

Description Example of Main Rule

```
(Gate1 ::: a_kind_of :: nor ;
           input     :: [Y1,Y2|L2];
           output    :: Z ;
           fanout    :: N),
length(L2,M2),M2=<2,
(Gate2 ::: a_kind_of :: nor ;
           input     :: [X|L1] ;
           output    :: Y1 ;
           fanout    :: 1).
length(L1,M1), M1=<3,
M1+M2=<2
  ==>@ (Gate ::: a_kind_of :: and_nor ;
                 input(a)  :: [X|L1] ;
                 input     :: [Y2|L2];
                 output    :: Z ;
                 fanout    :: N).
```

FIG. 8 (b)

Description Example of Subordinate Rule

```
(Gate ::: a_kind_of :: and_nor;
          input(a)  :: [X11,X12];
          input     :: [Y2] ;
          output    :: Z;
          fanout    :: N),
(Gate0::: a_kind_of :: nor ;
          output    :: Y2;
          input     :: [X21,X22,X23];
          fanout    :: 1 )
  @=> # (Gate1 ::: a_kind_of :: inverter ;
                   input     :: [X11,X12];
                   output    :: [NX11,NX12];
                   fanout    :: 1 ),
      # (Gate2 ::: a_kind_of :: inverter ;
                   input     :: [X21,X22,X23];
                   output    :: [NX21,NX22,NX23];
                   fanout    :: 1 ),
      (Gate3 ::: a_kind_of :: antdoo ;
                 input(a)  :: [NX11,NX12];
                 input(b)  :: [NX21,NX22,NX23];
                 output    :: Z;
                 fanout    :: N),
```

FIG. 9

```
(Gate::: a_kind_of :: inverter ;
         input     :: [X|L1];
         output    :: [Y|L2];
         fanout    :: N)
  #=> (Gate::: a_kind_of :: inverter ;
               input     :: X ;
               output    :: Y ;
               fanout    :: N).
      # (Gate::: a_kind_of :: inverter ;
                 input     :: L1 ;
                 output    :: L2;
                 fanout    :: N).


(Gate ::: a_kind_of :: inverter ;
          input     :: [] ;
          output    :: [] ;
          fanout    :: N)
  # => true.
```


1
Conversion Knowledge Memory Part
13
Conversion Rule
14
Rule Selection Means
5
Deduction Drive Part
6
Program Execution Part
24
Application Condition Collating Means
22
Application Rule Holding Means
26 Reletion Element Storage Means
28
Rule Application Means
27 Element Deletion Means
29 Element Registration Means
32 Inverted Signal Generating Means
7
Logic Inversion Knowledge Memory Part
20
Logic Inversion Rule
25
Element Retrieval Means
3
Working Memory Part
2
Input Part
4
Output Part

FIG. 10

FIG. 11 (a)



FIG. 11 (b)



FIG. 11 (c)



FIG. 12


Start
51
Rule Selection Processing
53
Collation Processing of Rule Condition Part
Established
Not Established
54 Judgement of Establishment of Condition Part
55
Deletion of Deletion Element From Working Memory Part
Absence
Presence
58 Presence or Absence of Next Rule
57
Application Processing of Rule Conclusion Part
End

FIG. 13


Start
80
Logic Inverted Signal Generation of All Registered Elements
100
Registration of Elements
End

FIG. 14


Start
81 Undetermined Signal?
YES
NO
83 Logic Inverted Signal?
NO
YES
84 Inversion Rule Applied?
NO
YES
82
Determine Signal Name
85 Conversion of Circuit by Inversion Rule
87 Addition of Inverter
86 Addition of Inverter for Keeping Original Signal
NO
88 All Input Signals Processed Completely?
YES
93 Logic Inverted Signal?
91 Undetermined Signal?
NO
YES
YES
NO
NO
YES
92 Determine Signal Name
96 Addition of Inverter
NO
YES
95 Conversion of Circuit by Inversion Rule
NO
YES
94 Inversion Rule Applied?
End
97 Are All Connection Circuits Processed Completely?
98 Are All Output Signals Processed Completely?

FIG. 15

```
(GateO ::: a_Kind_of :: or ;
           input     :: [X1, X2] ;
           output    ::  Z )
==> (Gate1 ::: a_Kind_of :: inverter;
               input     :: X1 ;
               output    :: Y1 ),
    (Gate2 ::: a_Kind_of :: inverter;
               input     :: X2 ;
               output    :: Y2 ),
    (Gate3 ::: a_Kind_of :: nand;
               input     :: [Y1, Y2] ;
               output    :: Z).
```

FIG. 16

```
(Gate ::: a_kind_of  :: and ;
          input      :: [X:L] ;
          output     :: Z )
   =~ (Gate ::: a_kind_of  :: nand ;
                input      :: [X:L] ;
                output     :: NZ).

(Gate ::: a_kind_of  :: or ;
          input      :: [X:L] ;
          output     :: Z )
   =~ (Gate ::: a_kind_of  :: nor ;
                input      :: [X:L] ;
                output     :: NZ).
                    •
                    •
                    •
```

FIG. 17

```
(Gate 0  ::: a_kind_of :: or ;
             input     :: [X1,X2];
             output    :: Z ).
==>  (Gate1 ::: a_kind_of :: nand ;
                input     :: [~X1, ~X2];
                output    :: Z).
```


1
13
14
5
6
24
22
28
8
40
Equivalent Logic Rule
Equivalent Logic Knowledge Rule
25
26
27
29
3
2
4

FIG. 18

FIG. 19 (a)



FIG. 19 (b)



FIG. 19 (c)



FIG. 19 (d)




To Inputs of 2-input NOR element, 2-input AND element and 3-input AND element of which fan-out is both 1 are connected.
Converted to AND-NOR compound gate antdoo.

FIG. 20

FIG. 21 (a)



FIG. 21 (b)



FIG. 21 (c)





FIG. 22



FIG. 23



FIG. 24 (a)



FIG. 24 (b)



FIG. 25

(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) Publication number: **0 309 292 A3**

(12) EUROPEAN PATENT APPLICATION

(21) Application number: 88308899.9

(51) Int. Cl.5: G06F 15/60

(22) Date of filing: 26.09.88

(30) Priority: 25.09.87 JP 241288/87
22.01.88 JP 12941/88
15.03.88 JP 61082/88

(43) Date of publication of application:
29.03.89 Bulletin 89/13

(84) Designated Contracting States:
DE FR GB

(88) Date of deferred publication of the search report:
02.05.91 Bulletin 91/18

(71) Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
1006, Oaza Kadoma
Kadoma-shi, Osaka-fu, 571(JP)

(72) Inventor: Nishiyama, Tamotsu
21-ban 1-104 Kazuha-misaki
Hirakata Osaka(JP)
Inventor: Matsumoto, Noriko
Otani 48-ban 3-go Iseda-cho
Uji Kyoto(JP)
Inventor: Ueda, Masahiko
3-ban 14-go, Taisho 3-chome
Kashiwara Osaka(JP)
Inventor: Matsunaka, Masahiko
26-ban 3-go, C-1801 Tsukuda 1-chome
Nishiyodogawa-ku Osaka Osaka 555(JP)

(74) Representative: Crawford, Andrew Birkby et al
A.A. THORNTON & CO. Northumberland House 303-306 High Holborn
London WC1V 7LE(GB)

(54) Circuit transformation system, circuit transformation method, inverted logic generation method, and logic design system.

(57) Circuit transformation method and circuit transformation system capable of processing high-quality circuit transformation at higher speed, by incorporating circuit transformation knowledge in a form of simple rule by using at least one of the rule structure making, logic inversion rule and equivalent logic rule into the ruse base system for processing circuit transformation. Plug a logic design system adding transformation processing of function description into function block connection information and transformation processing of function block connection information into circuit connection information.

EP 0 309 292 A3

FIG. 1



European Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 88 30 8899

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
X	EP-A-0 217 291 (HITACHI LTD) * Page 2, column 2, lines 1-42; claim 6; figures 1,3,6,12 *	10-11	G 06 F 15/60
A		1,4,5,8,9	
A	23RD ACM/IEEE DESIGN AUTOMATION CONFERENCE, 29th June - 2nd July 1986, pages 594-600, IEEE, New York, US; T. SAITO et al.: "A rule-based logic circuit synthesis system for CMOS gate arrays" * Page 595, column 2, lines 36-48; figures 2-4 *	1,4,5,8,10	
A	24TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, Miami Beach, Fla., 28th June - 1st July 1987, pages 523-529, IEEE, New York, US; S. SUZUKI et al.: "Trip: an automated technology mapping system" * Page 525, column 1, lines 18-45; figure 3 *	1,4,10	TECHNICAL FIELDS SEARCHED (Int. Cl.4) G 06 F 15/60
A	IEEE DESIGN & TEST OF COMPUTERS, vol. 1, no. 1, February 1984, pages 60-69, IEEE, New York, US; T.J. KOWALSKI et al.: "The VLSI design automation assistant: an IBM system/370 design" * Page 62, column 1, line 34 - column 3, line 16 *	1,4,5,8,10	

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
THE HAGUE	25-01-1991	GUINGALE A.

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

EPO FORM 1503 03.82 (P0401)